``Look-ahead architecture adaptation to reduce processor power 
consumption" 

Zhichun Zhu and Xiaodong Zhang 

IEEE Micro, Vol. 25, No. 4, 2005, pp. 10-19. 
 
Abstract

An effective approach to reducing processor power consumption is 
to adaptively activate and deactivate hardware resources. The 
authors propose a look-ahead scheme that adjusts the processor 
issue rate triggered by main-memory accesses. This 
architecture-independent technique is particularly effective   
for memory-intensive applications. Combined with an existing 
technique based on IPC values, it also reduce power consumption 
for computation-intensive applications. 
 

Back to the HPCS Main Page at the Ohio State University.